Instruction-level Abstraction (ILA) based SoC Firmware Verification FMCAD 2016 Student Forum **Bo-Yuan Huang** byhuang@princeton.edu **PRINCETON** UNIVERSITY System-on-Chip Verification Memory-mapped Accelerator Registers void setToModeA(KEY keyIdx) { if (kevIdx == KEY1) { Microcontroller MMIO write (KEY LOCK BASE + keyidx, 0x1); 3 MMIO write (KEY MODE BASE + keyidx, MODE A); 3 WiFi/3G -IW accelerator MMIO Side Effect Read-only SoC functionality is implemented by a NoC interface Write-only combination of hardware and firmware Lock-protected **Operation triggering Verification Challenges** Accelerator's High-level State Machine Verifying the complete HW+FW design is not scalable Separate verification of HW and FW misses bugs **Race condition** Instruction-Level Abstraction (ILA) Template-base ILA Synthesis ₹ OEMU **Template-based ILA synthesis** Firmware TCG Template: partially defined model Synthesis Instruction-Level Golden Template Black box simulator Algorithm Abstraction Model CEGIS-based and parameterized algorithms Equivalence checking with RTL implementation Simulator RTL Checke Refinement Template: Relations op SRC1 = choice [reg0, ..., reg7, imm] Bugs/counter-examples SRC2 = choice [reg0, ..., reg7, imm] ADD = SRC1 + SRC2**Key ideas** imn SUB = SRC1 - SRC2MUL = SRC1 * SRC2 Construct abstraction at instruction-granularity ALU_OUT = choice [ADD, SUB, MUL] Better scalability Software verification techniques **Future Research** Processor ILA Extraction via QEMU **ILA-based SoC Verification Processor ILA Extraction via QEMU Fully automated ILA synthesis** One-time ILA construction for Tiny Code Generator (TCG) intermediate representation (IR) Interfacing with software verification tool (SeaHorn) Generate processor ILA per instruction Interleaving semantics between processors and Good for heterogeneous environment in SoC accelerators QEMU Security property Host Target TCG Host binary Automatic property decomposition **Property specification language** Firmware binary TCG IR Interrupt-related security property add movl (%esp,%ebx,\$4), \$eax reg2, reg9, reg6 addi reg2, reg2, 4 This work was supported in part by C-FAR, one of the six SRC STARnet load reg3, reg5 store reg2, reg3 Centers, sponsored by MARCO and DARPA and a research gift from Intel

Corporation.